Member Login

E-mail:    Password:  




 TitleDate AddedCompany
whitepaper HP Integrity Servers: Delivering Reliability, Resiliency, and Repairability2006-08-01 IDEAS International
  In early 2006, Hewlett-Packard (HP) introduced a new chipset, known as sx2000, to its midrange and high-end cell-based Integrity severs. Many customers first focused on the increased performance of the updated cell boards and the support for Intel's Dual-Core Itanium 2 processors. However, the sx2000-based servers offer far more than impressive performance, they also deliver the enhanced availability so critical for enterprise computing. This paper explores some of the reliability and availability features of HP's Integrity servers, highlighting the HP architectural differentiation that helps IT organizations deliver mission-critical computing.

Tags: Software Development Tools, Components
  
whitepaper Device Driver and BIOS Development for AMD Multiprocessor and Multi-Core Systems2006-08-01 Advanced Micro Devices (AMD)
  Device drivers and Basic Input/Output System (BIOS) code for Windows devices are as old as Windows - and each generation of hardware has presented both new opportunities and new challenges for device driver and BIOS developers. The move from 16-bit Windows 3.x to the 32-bit Windows 95 was the first in a long line of moves - from DOS-based Windows 98 to the Windows NT kernel was another. This paper explores the specific challenges faced by architects, developers and testers working in a multicore environment, with specific attention paid to device driver and BIOS issues that affects uniprocessor devices as much as they affect multiprocessor devices.

Tags: Components, Components
  
whitepaper Intel 965 Express Chipset Family Memory Technology and Configuration Guide2006-07-01 Intel
  This paper details the Intel 965 Express chipset family (G) MCH's technology enhancements, supported memory configurations, and memory organizations. It is intended for a technical audience interested in learning about the performance enhancements and simplified population rules offered by Intel Fast Memory Access and Intel Flex Memory Technology in the platforms based on the Intel 965 Express chipset family.

Tags: Components
  
whitepaper sx2000 Chipset2006-05-17 Hewlett-Packard (HP)
  Hewlett-Packard's new enterprise systems chipset, the sx2000, is designed to provide the scalability, reliability, manageability and performance to meet customers' most demanding server needs. The chipset, used in the latest HP Integrity high-end and midrange servers supports the Intel Itanium 2 processors and provides a foundation for future Itanium 2 processors ("Montecito" and "Montvale"). In addition, with the planned support of the PA-8900 RISC processors on the sx2000 chipset, HP Itanium 2 9M processors and PA-8900 RISC processors will be able to concurrently operate in an Integrity Superdome in separate hard partitions. This will provide the flexibility and longevity to maximize the customers' return on investment.

Tags: Components, Components
  
whitepaper HP Superdome Hybrid Servers: Intel Itanium 2 and PA-RISC nPartition Mixing2006-01-01 Hewlett-Packard (HP)
  HP Superdome servers based on the HP sx1000 chipset can support configurations with both PA-RISC nPartitions and Intel Itanium 2 nPartitions in the same server. This paper addresses the hardware, firmware, operating systems, and management tools required and supported for mixing PA-RISC nPartitions and Intel Itanium 2 nPartitions on Superdome hybrid servers.

Tags: Components, Server Platforms - OS
  
whitepaper Power Reflection Coefficient Analysis for Complex Impedances in RFID Tag Design2005-08-30 Institute of Electrical and Electronics Engineers
  Kurokawa's method of calculating the power reflection coefficient from the Smith chart in the situation when one complex impedance is directly connected to another is applied to passive RFID tag design, where power reflection is important, as it determines the tag characteristics. The performance analysis of a specific RFID tag is presented in this paper together with experimental data, which is in close agreement with the theory.

Tags: Mobile and Wireless, Mobile and Wireless
  
whitepaper ASIC Implementation of a MIMO-OFDM Transceiver for 192 Mbps WLANs2005-05-10 ETH Zurich
  Next generation Wireless Local Area Networks (WLANs) such as the IEEE 802.11n standard are expected to rely on multiple antennas at both transmitter and receiver to increase throughput and link reliability. However, these improvements come at a significant increase in signal processing and hence hardware complexity compared to existing single-antenna systems. This paper presents, to the best of the authors' knowledge, the first 4 × 4 MIMO-OFDM WLAN physical layer ASIC based on the OFDM specifications of the IEEE 802.11a standard. The ASIC achieves an uncoded throughput of 192 Mbps in a 20 MHz channel resulting in a spectral efficiency of 9.6 bits/s/Hz.

Tags: Components, Mobile and Wireless
  
whitepaper The Role of Specialized Hardware in Network Security Gateways2005-01-31 Check Point Software Technologies
  This paper explores the potentials and pitfalls of using network security appliances running specialized Integrated Circuits (ICs). It offers a vision that includes a role for such ICs in offloading and accelerating specific and static network and security-related functions, but always within a larger context of a robust open-server architecture that allows critical security features to be quickly added and modified in software without sacrificing performance. Only this kind of architecture can adapt to the fast-changing nature of network security while fulfilling the ever-increasing performance requirements of customers. This paper also discusses the value of network security hardware that is based on open standards and APIs and of software-based solutions that can run on such platforms.

Tags: LAN - WAN, Intrusion - Tampering,
  
whitepaper Decoding Convolutional and Turbo Codes in 3G Wireless2005-01-01 Texas Instruments
  Decoding of forward error correcting (FEC) codes is the most computationally intensive part of symbol-rate processing in a basestation receiver and could consume up to 90% of computing resources. This is true for both second generation (2G) and third generation (3G) systems. This paper compares three different implementation options for decoding in 3G wireless - software approach using DSPs, hardware approach using ASICs, and a combined software-hardware approach using on-chip accelerators.

Tags: Components,
  
whitepaper OFDM Receiver Design2000-12-12 Regents of the University of California
  Othogonal Frequency Division Multiplex (OFDM) has gained considerable attention in recent years. It has been adopted for various standards include the 802.11a wireless LAN standard. In this project, authors implemented an OFDM receiver based 802.11a standard. Furthermore, since spatial diversity is the ultimate way to increase system capacity in bandwidth-cautious wireless applications, the SVD antenna-array processing algorithm is also implemented and will be integrated with the OFDM receiver. Key system blocks including Cordic, FFT, Viterbi decoder, and SVD are implemented in both Simulink and Module Compiler. Simulink simulation of the OFDM receiver is performed and BER is determined.

Tags: Network Management,