| Title | Date Added | Company | |
|---|---|---|---|
![]() |
Containing the Cost of Enterprise Databases while Boosting their Flexibility and Availability: Sybase ASE Cluster Edition | 2009-09-17 | Sybase |
| It is time for enterprises to radically rethink the way they deploy databases and look for technology that will help them find an affordable path to high availability, scalability, flexibility in deployment, and economy of resources, all of which translate into much higher efficiency, better reliability, improved service levels, and lower cost. Learn the key capabilities users should demand.
Tags: Data Infrastructure, Components, Enterprise Planning, Customer Management |
|||
![]() |
ONE Oracle News for Midsize Organizations - Issue 04 | 2009-09-01 | Oracle |
| Midsize companies have their size and agility on their side. To make the most of your agility advantage against larger competitors, streamlining your processes is one of the best steps you can take. Why? Because it will help you improve flexibility, accelerate responsiveness, boost efficiencies, lower costs and, ultimately, increase competitiveness. In this issue, we're taking a closer look at how cost control goes hand-in-hand with process flexibility. Your IT infrastructure can help, with integrated, automated processes that enable your staff to get
things done faster.
Tags: Server Hardware, Enterprise Planning, Customer Management, Software Development Tools |
|||
![]() |
Memory Sizing Guidance for Windows 7 | 2009-07-14 | Microsoft |
| This paper describes an approach that Information Technology (IT) professionals and system builders can use to determine how much memory is required to successfully run a set of programs. It explores how the choices in machine architecture, hardware devices, driver version, and memory configuration affect the amount of memory that is available to users' programs. By following the guidelines in this paper, one can determine the appropriate amount of memory to configure for anticipated customer workloads. This information applies to the Windows 7 operating system.
Tags: Desktop Client OS |
|||
![]() |
Firmware Corruption of Memory During Sleep Transitions | 2009-06-15 | Microsoft |
| This paper provides information for system manufacturers and firmware developers about firmware corruption of memory during sleep transitions. During Windows 7 development, multiple Windows-based platforms have encountered memory corruption in the lowest 1 MB of physical memory after resuming from sleep. This paper describes the potential root causes of the memory corruption, diagnostic events in Windows 7 that can identify the corruption, and steps to resolve the problem on affected platforms.
Tags: Desktop Client OS |
|||
![]() |
Leveraging Dell EMC CX4 with Enterprise Flash Drives for Oracle® Database Deployments | 2009-05-19 | Dell |
| This white paper examines the performance considerations of placing Oracle Databases on enterprise flash drives versus conventional hard disk drives, as well as discusses the best practices for placing partial database contain-ers on flash drives.
Tags: Management, Security Administration |
|||
![]() |
Articulating the Value Proposition of HPMQ - Why Buy HP Memory? | 2009-02-01 | Hewlett-Packard (HP) |
| In order to bring HP memory products to market, they must be tested and conform to very stringent requirements in the HPMQ process to ensure they are reliable, meet customer requirements, and satisfy all of HP quality standards and measurements. The memory qualification process assures the customer that continuous improvements occur in the current and future products and processes. These continuous improvement actions benefit the Memory supplier, HP, and more importantly, HP customers. HP also uses an internal certification process called HPMQ. This paper is intended to provide a detailed description of the quality processes and methods that HP memory products are qualified under, to comply with the HP Memory Qualification (HPMQ) standards prior to the approval process.
Tags: Management |
|||
![]() |
Advances in Memory Management for Windows | 2007-10-12 | Microsoft |
| This paper provides information about enhancements in memory management for Windows Vista and Windows Server 2008. It describes the changes that Microsoft has implemented internally in the operating system and provides guidelines for application developers, driver writers, and hardware vendors to take advantage of these advances. Microsoft has implemented major enhancements in memory management for Windows Vista and Windows Server 2008.
Tags: Desktop Client OS |
|||
![]() |
The Price of Safety: Evaluating IOMMU Performance | 2007-06-30 | IBM |
| IOMMUs, IO Memory Management Units, are hardware devices that translate device DMA addresses to machine addresses. An isolation capable IOMMU restricts a device so that it can only access parts of memory it has been explicitly granted access to. Isolation capable IOMMUs perform a valuable system service by preventing rogue devices from performing errant or malicious DMAs, thereby substantially increasing the system's reliability and availability. Without an IOMMU a peripheral device could be programmed to overwrite any part of the system's memory. Operating systems utilize IOMMUs to isolate device drivers; hypervisors utilize IOMMUs to grant secure direct hardware access to virtual machines. | |||
![]() |
Understanding the Effects of Wrong-Path Memory References on Processor Performance | 0000-00-00 | University of Texas |
| High-performance out-of-order processors spend a significant portion of their execution time on the incorrect program path even though they employ aggressive branch pre-diction algorithms. Although memory references generated on the wrong path do not change the architectural state of the processor, they can affect the arrangement of data in the memory hierarchy. This paper examines the effects of wrong-path memory references on processor performance. It is shown that these references significantly affect the IPC (Instructions Per Cycle) performance of a processor.
Tags: Components, Data Infrastructure |
|||
![]() |
Efficient Runahead Execution: Power-Efficient Memory Latency Tolerance | 0000-00-00 | University of Texas |
| Runahead execution improves memory latency tolerance without significantly increasing processor complexity. Unfortunately, a runahead execution processor executes significantly more instructions than a conventional processor, sometimes without providing any performance benefit, which makes it inefficient. This paper identifies the causes of inefficiency in runahead execution and proposes simple -yet effective-techniques to make a runahead processor more efficient, thereby reducing its energy consumption. The proposed efficiency techniques reduce the extra instructions executed in a runahead processor from 26.5% to 6.2% without significantly affecting the 22%performance improvement provided by runahead execution.
Tags: Components, Server Hardware |
Overwhelmed by consolidation? Take it in steps.
Learn the 5 steps to data center consolidation - download the whitepaper now.
Choose a career with Accenture in Singapore
A dynamic job opportunity where technology and business intersect
Choose a career with Accenture in Malaysia
A dynamic job opportunity where technology and business intersect
Improving the Security & Management of Active Directory:
See a live demonstration of NetIQ DRA now
The Roots for a Greener World
Discover Hitachi's Environmental Vision 2025 and featured Eco-Products
The Desktop Virtualization Revolution is here!
Find our more with Citrix Simplicity is Power
Master in Organisational Leadership
Part-time masters program from Monash University. Find out more.
Lack of visibility into network issues and performance?
Find out today. Download SolarWinds FREE 30-Day Trial Software here.
IT Salary & Skills Report 2009
Join activeTechPros for free access to the report